



# +15kV ESD Protected, 500kbps Data Rate Polarity Adaptation RS-485 CYP485N

# **General Description**

The CYP485N is a half-duplex high speed transceiver for RS-485 communication. IC contains one driver and one receiver, it has adaptive function.

The CYP485N has a fail-safe circuit , ensure logical high level of receiver output when receiver input is open or short.

The CYP485N receiver has 1/8 unit load input impedance, allows up to 256 devices can be attached to the bus.



## Features

- I/O pin ESD protection: +15kV HBM IEC 61000-4-2
   Other pins have level 3 ESD protection: >+8kV HBM
- Fractional unit load allows up to 256 devices on the bus
- Adaptive connection function: reverse connection communication of communication ports A and B is realized, polarity recognition time is 78ms
- Operating voltage: +5V (Typical.)
- Low current shutdown mode operating current: 1nA
- Current limiting and thermal turn-off function can be used for driver overload protection
- SOP8 package

## Applications

- Intelligent instrument
- Industrial process control
- Building automation network
- Motor control



# Order specification

Part No	Package	Manner of Packing	Devices per bag/reel
CYP485N	SOP8	Reel	2500

# Block Diagram and Pin Arrangement Diagram





# Pin Assignment

Pin No.	Pin Name	Description	I/O
		Receiver output: If A is connected to bus A, If	
		A-B≥0.1V, RO will be high;	
1	RO	If A-B≤-0.1V, RO will be low;	0
		If A and B are open or shorted, RO will be high.	
		If A is connected to bus B, RO will on the contrary.	
		Receiver output enable:	
2	RE	RO is enabled when RE is low;	Ι
		RO is high impedance when RE is high.	
		Driver output enable:	
3	DE	The driver outputs, A and B are enabled by bringing DE	Ι
		high. They are high impedance when DE is low.	
		Driver input: If A is connected to bus A,	
		A low on DI forces output A low and output B high.	
4	DI	Similarly, a high on DI forces output A high and output B	I
		low.	
		If A is connected to bus B, A and B will on the contrary.	
5	GND	Ground	
6	A	Receiver input and driver output	I/O
7	В	Receiver input and driver output	I/O
8	VDD	Supply voltage	



## **Functional Description**

The CYP485N is a half-duplex high speed transceiver for RS-485 communication. IC contains one driver and one receiver. It has adaptive function, AB terminal reverse connection can also communicate normally. The CYP485N receiver has 1/8 unit load input impedance, allows up to 256 devices can be attached to the bus.

#### Description of circuit function control

Contr	ol pin	Function		
RE	DE	Function		
L	Х	Receiver mode		
Х	Н	Driver mode		

#### **Receiver Truth Table**

	Output		
RE	DE	A - B	RO
L	Х	≥0.1V	Н
L	Х	≤ <b>-</b> 0.1V	L
L	Х	Open/shorted	Н
Н	Н	Х	Z
Н	L	Х	Z

#### **Driver Truth Table**

Input			Out	put
RE	DE	DI	В	А
Х	Н	Н	L	Н
Х	Н	L	Н	L
L	L	Х	Z	Z
Н	L	Х	2	7

## Absolute Maximum Ratings

Unless specified otherwise, Tamb= 25°C

Parameter	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.3~7	V
Input / Output Voltage	V <sub>IN</sub> /V <sub>OUT</sub>	GND-0.3~V <sub>DD</sub> +0.3	V
A/B Input / Output Voltage	$V_{INA/B}/V_{OUTA/B}$	-13~15	V
Operating Temperature	T <sub>amb</sub>	-40~85	°C
Storage Temperature	T <sub>stg</sub>	-65~150	°С



# **DC Electrical Characteristics**

Parameter	Symbol	Test Co	nditions	Min	Tvp	Max	Unit
Operating voltage	V <sub>cc</sub>			4.5	- 71-	5.5	V
Driver		I					
Differential driver output	V <sub>OD1</sub>	No load				5	V
Differential driver output	V <sub>OD2</sub>	R=50Ω <sup>(1)</sup>		2.0	3.5		V
		R=27 $\Omega^{(1)}$		1.5	2.7		V
Change in magnitude of		D 500			0.04		
driver differential output	$\Delta V_{OD}$	R=50Ω or 2	$I\Omega^{(1)}$		0.01	0.2	V
voltage for complementary							
Driver common-mode							
	Voc	$R=50\Omega$ or 2	$7\Omega^{(1)}$		2.2		V
Change in magnitude of							
driver common-mode output	$\Delta Voc$	R=50 $\Omega$ or 2	$7\Omega^{(1)}$		0.01	0.2	V
voltage for complementary							
output states							
Input high voltage	V <sub>IH1</sub>	DE、RE、DI		2.0			V
Input low voltage	V <sub>IL1</sub>	DE、RE、DI				0.8	V
Input current	I <sub>IN1</sub>	DE、RE、DI		-2		2	μA
lanut current (A D)	I <sub>IN2</sub>	DE=GND,	Vin=12V			75	μA
Input current (A, B)		Vdd <b>=GND</b>	\/in7\/			-75	ıΔ
		or 5.25V	VIII- 7 V			75	μΛ
Driver short-circuit current		-7V≤Vout≤Vd	D	-250			mA
	IODI	0V≤V <sub>OUT</sub> ≤12V				250	mA
		UV≤Vout≤Vdd		±25			mA
Receiver							
Differential threshold	$V_{TH}$	-7V≤V <sub>CM</sub> ≤12\	/	-100	-50	100	mV
input hysteresis voltage	ΛV <sub>TH</sub>				25		m\/
		I = 4mA = V	- 50m\/	4.5	20		
output high voltage	Vон	1 <sub>0</sub> =-4111A, V <sub>11</sub>	5=-50IIIV	4.0			V
output low voltage	V <sub>OL</sub>	$I_0=4mA$ , $V_{ID}$	=-200mV			0.2	V
3-state(high impedance) output current at receiver	I <sub>OZR</sub>	0.4V≤V₀≤2.4	V			±1	μA
input resistance	R <sub>IN</sub>	-7V≤V <sub>CM</sub> ≤12\	/	96			kΩ
Receiver short-circuit current	I <sub>OSR</sub>	0V≤V <sub>RO</sub> ≤V <sub>dd</sub>		±7		±95	mA

Unless specified otherwise, VDD=5V±5%, Tamb= 25°C



# **CYP485N**

Supply Current	Icc	No load, RE=DI	$DE=V_{DD}$	520	600	μA
			DE=GND	430	600	μΑ
Polarity Discrimination Time	Tdtect			78		ms

# Transmission characteristics

Unless specified otherwise, VDD=5V $\pm$ 5%, Tamb= 25°C

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Driver Input to Output	tdplh	$R_{DIFF}=54\Omega$ , $C_{L1}=C_{L2}=100pF^{(2)}$		34	60	ns
Driver Input to Output	t <sub>DPHL</sub>	$R_{DIFF}=54\Omega$ , $C_{L1}=C_{L2}=100pF^{(2)}$		34	60	ns
tdplh-tdphl	<b>t</b> dskew	$R_{DIFF}=54\Omega,$ $CL1=CL2=100pF^{(2)}$		-2.5	±10	ns
Driver Rise or Fall Time	$t_{DR}, t_{DF}$	$R_{DIFF}=54\Omega$ , $C_{L1}=C_{L2}=100pF^{(2)}$		14	25	ns
Maximum Data Rate	<b>f</b> MAX		500			kbps
Driver Enable to Output High	t <sub>DZH</sub>	$C_L$ =100pF, S2 closed <sup>(3)</sup>			150	ns
Driver Enable to Output Low	t <sub>DZL</sub>	$C_L=100pF$ , S1 closed <sup>(3)</sup>			150	ns
Driver Disable Time from Low	t <sub>DLZ</sub>	$C_L=15pF$ , S1 closed <sup>(3)</sup>			100	ns
Driver Disable Time from Low	t <sub>DHZ</sub>	$C_L=15pF$ , S2 closed <sup>(3)</sup>			100	ns
Receiver Input to Output	t <sub>RPLH</sub>	V <sub>ID</sub>  ≥2.0V		127	200	ns
Receiver Input to Output	t <sub>RPHL</sub>	Rise or Fall Time≤15ns <sup>(4)</sup>		127	200	ns
trplh-trphl	<b>t</b> rskd	$ V_{ID}  \ge 2.0V$ Rise or Fall Time $\le 15 ns^{(4)}$		3	±30	ns
Receiver Enable to Output Low	t <sub>RZL</sub>	$C_L=100pF$ , S1 closed <sup>(5)</sup>		20	50	ns
Receiver Enable to Output High	t <sub>RZH</sub>	$C_L$ =100pF, S2 closed <sup>(5)</sup>		20	50	ns
Receiver Disable Time from Low	t <sub>RLZ</sub>	$C_L$ =100pF, S1 closed <sup>(5)</sup>		20	50	ns
Receiver Disable Time from High	t <sub>RHZ</sub>	$C_L=100pF$ , S2 closed <sup>(5)</sup>		20	50	ns



Note:

- (1) Test circuit is shown in Figure 1
- (2) Test circuit is shown in Figure 2
- (3) Test circuit is shown in Figure 3
- (4) Test circuit is shown in Figure 4
- (5) Test circuit is shown in Figure 5

# **Test Circuit**







Figure 2 Driver Timing Test Circuit







Figure 4 Receiver Propagation Delay Test Circuit



Figure 5 Receiver Enable/Invalid Timing Test Circuit

E



# **Application Circuits**



Figure 6 Typical Application Chart

In an RS-485 communication network, an RS-485 transceiver as a host (such as a concentrator) is connected to an RS-485 transceiver as a slave (such as a smart electricity meter) through two buses. In a traditional RS-485 system, the polarity of the two buses needs to be distinguished, and all the RS-485 transceiver bus ports in the system need to match the polarity.

The CYP485N has a built-in polarity judgment circuit. After being powered on, the CYP485N automatically detects the system bus polarity. After 78ms, the CYP485N automatically adjusts the port polarity to match the system bus polarity. Figure 6 shows A typical polarity adaptive network application circuit. In this system, ports A and B of the host need to be connected with appropriate pull-up and pull-down resistors (for example, 1K resistor) according to the situation, while ports A and B of the slave cannot be connected with pull-up and pull-down resistors, complete the polarity discrimination in the acceptance state.

After the time of polarity discrimination, polarity correction is completed. The state of the bus polarity is locked in the transceiver and held for subsequent data transfer. Data string duration of consecutive "0" or "1" exceeding the polarity determination time may accidentally trigger false polarity correction and should be avoided.

In the CYP485N polarity adaptive bus, it is recommended that the host and slave all adopt polarity adaptive chip for communication, and the mixed use of heteropolarity and polarity adaptive is not recommended.



# Package Information (SOP8)









Symbol	Min. (mm)	Max.(mm)	Symbol	Min. (mm)	Max. (mm)	
Α	4.95	5.15	C3	0.10	0.20	
A1	0.37	0.47	C4	0.20	TYP	
A2	1.271	ΥP	D	1.05	TYP	
A3	0.41T	ΥP	D1	0.50TYP		
В	5.80	6.20	R1	0.07TYP		
B1	3.80	4.00	R2	0.07TYP		
B2	5.0T	YP	θ1	17°TYP		
С	1.30	1.50	θ <b>2</b>	13°TYP		
C1	0.55	0.65	θ <b>3</b>	4°TYP		
C2	0.55	0.65	θ <b>4</b>	12° <sup>-</sup>	TYP	

±0.05



# **Special Instructions**

The company reserves the right of final interpretation of this specification.

Version Change Descr	iption	
Version: V1.3	Author: Yangyang	Time: 2021.8.12
Modify the record:		
1. Re-typesetting the manual a	and checking some data	
Version: V1.4	Author: Yangyang	Time: 2022.5.12
Modify the record:		
1. Add precautions for the use	e of polarity adaptive	
Version: V1.5	Author: Yangyang	Time: 2022.10.17
Modify the record:		
1. Deleting the description an	d parameters of slew-rate-limited	

#### www.rficy.com